Mask Cost

Optimization of sub-100-nm designs for mask cost reduction

[+] Author Affiliations
Artur Balasinski

Cypress Semiconductor, 195 Champion Court, San Jose, California?95134 E-mail: afb@cypress.com

J. Micro/Nanolith. MEMS MOEMS. 3(2), 322-331 (Apr 01, 2004). doi:10.1117/1.1668275
History: Received Apr. 8, 2003; Revised Sep. 4, 2003; Accepted Sep. 9, 2003; February 2003; Online March 31, 2004
Text Size: A A A

For sub-100 nm integrated circuit (IC) technologies, many of the factors that affect the cost of photomasks, the cost of material, of the writing process, of the develop/etch process, and of inspection, are increasing by an order of magnitude per generation. In order to mitigate the impact of that increase on the return on investment of new IC products, mask shop deliverables such as yield or alignment with technology requirements need to reach new quality. This work focuses on cost containment of the mask by optimally utilizing existing reticle technology to meet device requirements at the product level. We first compare the increase of mask cost with that of other manufacturing equipment categories, and discuss their dependence on layer properties and how to control increasing costs. We then propose use of a new procedure called integrated simulation (optical combined with electrical) to estimate the impact of the mask critical dimension (CD) budget on transistor performance on the local scale (cell level) and global scale (die level). In the process, at the cell level, simulated aerial images of metal–oxide–semiconductor field-effect transistor channels are used to evaluate the parametric data dependence on the optical proximity effects and correction features at the mask grade assumed. At the die level, statistical distribution of device parameters in the die is derived to estimate the parametric yield impacted by mask CD variation. We also discuss how integrated simulation can help in resolving other challenges of advanced reticle manufacturing such as qualification of masks or the generation of dummy patterns. © 2004 Society of Photo-Optical Instrumentation Engineers.

© 2004 Society of Photo-Optical Instrumentation Engineers

Citation

Artur Balasinski
"Optimization of sub-100-nm designs for mask cost reduction", J. Micro/Nanolith. MEMS MOEMS. 3(2), 322-331 (Apr 01, 2004). ; http://dx.doi.org/10.1117/1.1668275


Access This Article
Sign in or Create a personal account to Buy this article ($20 for members, $25 for non-members).

Some tools below are only available to our subscribers or users with an online account.

Related Content

Customize your page view by dragging & repositioning the boxes below.

Related Book Chapters

Topic Collections

Advertisement
  • Don't have an account?
  • Subscribe to the SPIE Digital Library
  • Create a FREE account to sign up for Digital Library content alerts and gain access to institutional subscriptions remotely.
Access This Article
Sign in or Create a personal account to Buy this article ($20 for members, $25 for non-members).
Access This Proceeding
Sign in or Create a personal account to Buy this article ($15 for members, $18 for non-members).
Access This Chapter

Access to SPIE eBooks is limited to subscribing institutions and is not available as part of a personal subscription. Print or electronic versions of individual SPIE books may be purchased via SPIE.org.