Regular Articles

Methods for joint optimization of mask and design targets for improving lithographic process window

[+] Author Affiliations
Shayak Banerjee

IBM Research, Semiconductor Research & Development Corp., East Fishkill, New York 12533

Kanak B. Agarwal

IBM Austin Research Laboratory, Austin, Texas 78758

Michael Orshansky

The University of Texas at Austin, Department of Electrical and Computer Engineering, Austin, Texas 78712

J. Micro/Nanolith. MEMS MOEMS. 12(2), 023014 (Jun 11, 2013). doi:10.1117/1.JMM.12.2.023014
History: Received November 10, 2012; Revised April 27, 2013; Accepted May 14, 2013
Text Size: A A A

Abstract.  Low-k1 lithography results in features that suffer from poor lithographic yield in the presence of process variation. The problem is especially pronounced for lower-level metals used for local routing, where bi-directionality and tight pitches give rise to lithography unfriendly layout patterns. However, there exists inherent unutilized flexibility in design shapes, e.g., one can modify such wires without significantly affecting design behavior. We develop two different techniques to simultaneously modify mask and design shapes during optical proximity correction (OPC) to improve lithographic yield of low-level metal layers. The methods utilize image slope information, which is available during OPC image simulations at no extra cost, as a measure of lithographic process window. We first propose a method that identifies fragments with low normalized image log slope (NILS) and then use this NILS information to guide dynamic target modification between iterations of OPC. The method uses a pre-characterized lookup table to assign a different magnitude of local target correction to different NILS bins. Next we develop an optimization flow where we derive a cost function that maximizes both contour fidelity and robustness to drive our simultaneous mask and target optimization (SMATO) method. We develop analytical equations to predict the cost for a given mask and target modification and use a fast algorithm to minimize this cost function to obtain an optimal mask and target solution. Our experiments on sample 1× (M1) layouts show that the use of SMATO reduces the process manufacturability index (PMI) by 15.4% compared with OPC, which further leads to 69% reduction in the number of layout hotspots. Additionally, such improvement is obtained at low average runtime overhead (5.5%). Compared with process window optical proximity correction (PWOPC), we observe 4.6% improvement in PMI at large (2.6×) improvement in runtime.

© 2013 Society of Photo-Optical Instrumentation Engineers

Citation

Shayak Banerjee ; Kanak B. Agarwal and Michael Orshansky
"Methods for joint optimization of mask and design targets for improving lithographic process window", J. Micro/Nanolith. MEMS MOEMS. 12(2), 023014 (Jun 11, 2013). ; http://dx.doi.org/10.1117/1.JMM.12.2.023014


Access This Article
Sign in or Create a personal account to Buy this article ($20 for members, $25 for non-members).

Some tools below are only available to our subscribers or users with an online account.

Related Content

Customize your page view by dragging & repositioning the boxes below.

Related Book Chapters

Topic Collections

Advertisement
  • Don't have an account?
  • Subscribe to the SPIE Digital Library
  • Create a FREE account to sign up for Digital Library content alerts and gain access to institutional subscriptions remotely.
Access This Article
Sign in or Create a personal account to Buy this article ($20 for members, $25 for non-members).
Access This Proceeding
Sign in or Create a personal account to Buy this article ($15 for members, $18 for non-members).
Access This Chapter

Access to SPIE eBooks is limited to subscribing institutions and is not available as part of a personal subscription. Print or electronic versions of individual SPIE books may be purchased via SPIE.org.