29 January 2014 Macroinspection methodology for through silicon via array in three-dimensional integrated circuit
Yoshihiko Fujimori, Takashi Tsuto, Hiroyuki Tsukamoto, Kazuya Okamoto, Kyoichi Suwa
Author Affiliations +
Abstract
We are developing a new macroinspection technology for through silicon via (TSV) process wafers. We present new simulation results obtained with a fine TSV model and new optics. The optical system includes not only diffraction optics, but also polarization optics, by which we can detect changes in the profile (cross-sectional shape) of repeated patterns by detecting changes in the polarization status of reflected light. We confirmed the performance of the methodology by optical simulation using a model of via patterns with 1 μm diameter and 10 μm depth as a typical intermediate-interconnect-level TSV.
© 2014 Society of Photo-Optical Instrumentation Engineers (SPIE) 0091-3286/2014/$25.00 © 2014 SPIE
Yoshihiko Fujimori, Takashi Tsuto, Hiroyuki Tsukamoto, Kazuya Okamoto, and Kyoichi Suwa "Macroinspection methodology for through silicon via array in three-dimensional integrated circuit," Journal of Micro/Nanolithography, MEMS, and MOEMS 13(1), 011204 (29 January 2014). https://doi.org/10.1117/1.JMM.13.1.011204
Published: 29 January 2014
Lens.org Logo
CITATIONS
Cited by 2 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Diffraction

Semiconducting wafers

Inspection

Silicon

Polarization

Wafer-level optics

Integrated circuits

Back to Top