Exploiting sub-20-nm complementary metal-oxide semiconductor technology challenges to design affordable systems-on-chip

Kaushik Vaidyanathan; Qiuling Zhu; Lars Liebmann; Kafai Lai; Stephen Wu; Renzhi Liu; Yandong Liu; Andzrej Strojwas; Larry Pileggi

doi:10.1117/1.JMM.14.1.011007

30 December 2014 Exploiting sub-20-nm complementary metal-oxide semiconductor technology challenges to design affordable systems-on-chip

Kaushik Vaidyanathan, Qiuling Zhu, Lars Liebmann, Kafai Lai, Stephen Wu, Renzhi Liu, Yandong Liu, Andzrej Strojwas, Larry Pileggi

Author Affiliations +

Journal of Micro/Nanolithography, MEMS, and MOEMS, Vol. 14, Issue 1, 011007 (December 2014). https://doi.org/10.1117/1.JMM.14.1.011007

Abstract

For the past four decades, cost and features have driven complementary metal-oxide semiconductor (CMOS) scaling. Severe lithography and material limitations seen below the 20-nm node, however, are challenging the fundamental premise of affordable CMOS scaling. Just continuing to co-optimize leaf cell circuit and layout designs with process technology does not enable us to exploit the challenges of sub-20-nm CMOS. For affordable scaling, it is imperative to work past sub-20-nm technology impediments while exploiting its features. To this end, we propose to broaden the scope of design technology co-optimization (DTCO) to be more holistic by including microarchitecture design and computer-aided design, along with circuits, layout, and process technology. Furthermore, we undertook such a holistic DTCO for all critical design elements such as embedded memory, standard cell logic, analog components, and physical synthesis in a 14-nm process. Measurements results from experimental designs in a representative 14-nm process from IBM demonstrate the efficacy of the proposed approach.

Citation Download Citation

Kaushik Vaidyanathan, Qiuling Zhu, Lars Liebmann, Kafai Lai, Stephen Wu, Renzhi Liu, Yandong Liu, Andzrej Strojwas, and Larry Pileggi "Exploiting sub-20-nm complementary metal-oxide semiconductor technology challenges to design affordable systems-on-chip," Journal of Micro/Nanolithography, MEMS, and MOEMS 14(1), 011007 (30 December 2014). https://doi.org/10.1117/1.JMM.14.1.011007

Published: 30 December 2014

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available