5 March 2015 Gate double patterning strategies for 10-nm node FinFET devices
Hubert Hody, Vasile Paraschiv, David Hellin, Tom Vandeweyer, Guillaume Boccardi, Kaidong Xu
Author Affiliations +
Abstract
Amorphous silicon (a-Si) gates with a length of 20 nm have been obtained in a “line & cut” double patterning process. The first pattern was printed with extreme ultraviolet photoresist (PR) and had a critical dimension (CD) close to 30 nm, which imposed a triple challenge on the etch: limited PR budget, high line width roughness, and significant CD reduction. Combining a plasma pre-etch treatment of the PR with the etch of the appropriate hard mask underneath successfully addressed the two former challenges, while the latter one was overcome by spreading the CD reduction on the successive layers of the stack.
© 2015 Society of Photo-Optical Instrumentation Engineers (SPIE) 1932-5150/2015/$25.00 © 2015 SPIE
Hubert Hody, Vasile Paraschiv, David Hellin, Tom Vandeweyer, Guillaume Boccardi, and Kaidong Xu "Gate double patterning strategies for 10-nm node FinFET devices," Journal of Micro/Nanolithography, MEMS, and MOEMS 14(1), 014504 (5 March 2015). https://doi.org/10.1117/1.JMM.14.1.014504
Published: 5 March 2015
Lens.org Logo
CITATIONS
Cited by 7 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Etching

Line width roughness

Critical dimension metrology

Double patterning technology

Amorphous silicon

Plasma

Extreme ultraviolet

Back to Top