Lithography

Via patterning in the 7-nm node using immersion lithography and graphoepitaxy directed self-assembly

[+] Author Affiliations
Jan Doise

KU Leuven, Department of Electrical Engineering (ESAT), Heverlee, Belgium

IMEC, Heverlee, Belgium

Joost Bekaert, Boon Teik Chan, Roel Gronheid

IMEC, Heverlee, Belgium

Masafumi Hori

JSR Micro N.V., Leuven, Belgium

J. Micro/Nanolith. MEMS MOEMS. 16(2), 023506 (Jun 14, 2017). doi:10.1117/1.JMM.16.2.023506
History: Received April 5, 2017; Accepted May 26, 2017
Text Size: A A A

Abstract.  Insertion of a graphoepitaxy directed self-assembly process as a via patterning technology into integrated circuit fabrication is seriously considered for the 7-nm node and beyond. At these dimensions, a graphoepitaxy process using a cylindrical block copolymer that enables hole multiplication can alleviate costs by extending 193-nm immersion-based lithography and significantly reducing the number of masks that would be required per layer. To be considered for implementation, it needs to be proved that this approach can achieve the required pattern quality in terms of defects and variability using a representative, aperiodic design. The patterning of a via layer from an actual 7-nm node logic layout is demonstrated using immersion lithography and graphoepitaxy directed self-assembly in a fab-like environment. The performance of the process is characterized in detail on a full 300-mm wafer scale. The local variability in an edge placement error of the obtained patterns (4.0 nm 3σ for singlets) is in line with the recent results in the field and significantly less than of the prepattern (4.9 nm 3σ for singlets). In addition, it is expected that pattern quality can be further improved through an improved mask design and optical proximity correction. No major complications for insertion of the graphoepitaxy directed self-assembly into device manufacturing were observed.

Figures in this Article
© 2017 Society of Photo-Optical Instrumentation Engineers

Citation

Jan Doise ; Joost Bekaert ; Boon Teik Chan ; Masafumi Hori and Roel Gronheid
"Via patterning in the 7-nm node using immersion lithography and graphoepitaxy directed self-assembly", J. Micro/Nanolith. MEMS MOEMS. 16(2), 023506 (Jun 14, 2017). ; http://dx.doi.org/10.1117/1.JMM.16.2.023506


Access This Article
Sign in or Create a personal account to Buy this article ($20 for members, $25 for non-members).

Some tools below are only available to our subscribers or users with an online account.

Related Content

Customize your page view by dragging & repositioning the boxes below.

Related Journal Articles

Related Book Chapters

Topic Collections

Advertisement
  • Don't have an account?
  • Subscribe to the SPIE Digital Library
  • Create a FREE account to sign up for Digital Library content alerts and gain access to institutional subscriptions remotely.
Access This Article
Sign in or Create a personal account to Buy this article ($20 for members, $25 for non-members).
Access This Proceeding
Sign in or Create a personal account to Buy this article ($15 for members, $18 for non-members).
Access This Chapter

Access to SPIE eBooks is limited to subscribing institutions and is not available as part of a personal subscription. Print or electronic versions of individual SPIE books may be purchased via SPIE.org.