Challenges of monolithic MEMS-on-CMOS integration for spatial light modulators

Christoph Hohle; Sebastian Döring; Martin Friedrichs; Andreas Gehner; Dirk Rudloff; Matthias Schulze; Ronald Stübner; Daniela Trenkler

doi:10.1117/12.2583036

5 March 2021 Challenges of monolithic MEMS-on-CMOS integration for spatial light modulators

Christoph Hohle, Sebastian Döring, Martin Friedrichs, Andreas Gehner, Dirk Rudloff, Matthias Schulze, Ronald Stübner, Daniela Trenkler

Author Affiliations +

Proceedings Volume 11697, MOEMS and Miniaturized Systems XX; 116970V (2021) https://doi.org/10.1117/12.2583036
Event: SPIE OPTO, 2021, Online Only

Abstract

The development of devices that are based on MEMS-on-CMOS technology becomes increasingly time-consuming since System-on-a-Chip (SoC) solutions for highly integrated and miniaturized devices are approaching smaller feature sizes. In order to reduce the development costs and shorten the time-to-market periods, the combination of commercially available CMOS processes from foundries with the subsequent processing in a dedicated MEMS facility is beneficial. This concept offers the possibility to separate the different technological requirements of conventional CMOS manufacturing and MEMS actor processing, which may follow different design rules and process specifications. As a representative of the dedicated MEMS foundries, Fraunhofer IPMS performs surface micromachining on 200 mm wafers for a variety of MEMS devices, in particular for spatial light modulators (SLM). Over the past decade, much experience was gained in development activities for customer specific applications like micro mirror arrays. In this paper, we will discuss essential requirements and upcoming challenges for the monolithic integration of surface micro-machined optical MEMS on foundry-fabricated CMOS backplanes, as conventional (i-Line) lithography is approaching patterning limits. We will present approaches of tuning the planarization of the CMOS chip surface to achieve an excellent mirror array flatness with CMOS compatible inorganic sacrificial layer techniques. Concepts like Mix&Match lithography for achieving high overlay accuracy and the litho stitching technique for the patterning of large chips will be reviewed and a brief outline of our roadmap for the implementation of DUV lithography will be presented.

Conference Presentation

Citation Download Citation

Christoph Hohle, Sebastian Döring, Martin Friedrichs, Andreas Gehner, Dirk Rudloff, Matthias Schulze, Ronald Stübner, and Daniela Trenkler "Challenges of monolithic MEMS-on-CMOS integration for spatial light modulators", Proc. SPIE 11697, MOEMS and Miniaturized Systems XX, 116970V (5 March 2021); https://doi.org/10.1117/12.2583036

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available