High-density standard cell libraries with backside power options in A14 nanosheet node

Halil Kükner; Gioele Mirabelli; Sheng Yang; Yun Zhou; Alexander Makarov; Yang Xiang; Juergen Boemmels; Anabela Veloso; Odysseas Zografos; Pieter Weckx; Julien Ryckaert; Geert Hellings

doi:10.1117/12.3010866

10 April 2024 High-density standard cell libraries with backside power options in A14 nanosheet node

Halil Kükner, Gioele Mirabelli, Sheng Yang, Yun Zhou, Alexander Makarov, Yang Xiang, Juergen Boemmels, Anabela Veloso, Odysseas Zografos, Pieter Weckx, Julien Ryckaert, Geert Hellings

Author Affiliations +

Proceedings Volume 12954, DTCO and Computational Patterning III; 1295409 (2024) https://doi.org/10.1117/12.3010866
Event: SPIE Advanced Lithography + Patterning, 2024, San Jose, California, United States

Abstract

Beyond FinFET device nodes, nanosheet is the next transistor architecture in CMOS scaling roadmaps. On top of the newer device architectures and materials, several other CMOS scaling boosters are being considered, and can help in further to improve the power, performance and area scaling. Backside power delivery network (BSPDN) is one of the promising scaling boosters, e.g. it disengages metal routing resources from the frontside, resulting in a lower routing congestion. Hence, the BSPDN booster paves the way for higher frequency and lower area footprint. However, ad-hoc standard cell design and optimization is required to connect the BSPDN network to the logic devices located in the front-end-of-line (FEOL). In this study, the implementation of different connection options to the BSPDN are studied in imec’s A14 nanosheet node: i.e. Through Silicon Via in the Middle of Line (TSVM), buried power rail (BPR) and direct backside contact (BSC). The different implications on standard cell design, as cell track height, routing and main process challenges are then compared to the classic frontside power delivery option. Finally, high-density (HD) standard cell libraries are implemented and characterized. Normalized area and delay comparisons at the library-level are presented. Area gains can rise up to 25% in case of BSC BSPDN option. Furthermore, maximum delay gains can vary up to 20% depending on standard cell type.

Conference Presentation

(2024) Published by SPIE. Downloading of the abstract is permitted for personal use only.

Citation Download Citation

Halil Kükner, Gioele Mirabelli, Sheng Yang, Yun Zhou, Alexander Makarov, Yang Xiang, Juergen Boemmels, Anabela Veloso, Odysseas Zografos, Pieter Weckx, Julien Ryckaert, and Geert Hellings "High-density standard cell libraries with backside power options in A14 nanosheet node", Proc. SPIE 12954, DTCO and Computational Patterning III, 1295409 (10 April 2024); https://doi.org/10.1117/12.3010866

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available