Paper
21 May 1993 Electromigration and stress reliability in multilevel interconnect metallization
Paul S. Ho, M. A. Moske, C. K. Hu
Author Affiliations +
Abstract
As wiring interconnects evolve toward submicron and multilayered structures, electromigration and stress-induced failures become increasingly important for device yield and reliability. This paper discusses the present understanding of these reliability problems in multilevel interconnects formed with Al-based metallization. The multilevel structure and the submicron dimension alter the nature of the flux divergence, increasing the role of stud and interface in controlling damage formation. These effects are illustrated using the results of a recent study on electromigration failure in an advanced Al(Cu)/W two-level line/stud structure. To understand the mechanism for stress-induced void formation, the characteristics of thermal stress and stress relaxation in confined line structures are discussed. The confinement by the dielectric layer and the narrow width of the line are important factors in raising the stress level to cause void formation. Stress relaxation controls the kinetics of void growth and its mechanism is discussed.
© (1993) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Paul S. Ho, M. A. Moske, and C. K. Hu "Electromigration and stress reliability in multilevel interconnect metallization", Proc. SPIE 1805, Submicrometer Metallization: Challenges, Opportunities, and Limitations, (21 May 1993); https://doi.org/10.1117/12.145467
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Dielectrics

Reliability

Metals

Silicon

Interfaces

Aluminum

Diffusion

Back to Top