Abstract
The traditional scaling of feature sizes to ever smaller dimensions which has driven the semiconductor industry for 30 years is being challenged by physical and cost limits. As we approach the development of the l8Onm generation, we have a quite different technology scenario facing us than we have seen in the past. The approaches being contemplated can be summarized in order of utility as: 1. Extensions of existing patterning methods 2. Non-lithography patterning approaches 3. Extensions of the optical projection/reduction approach 4. New beam techniques 5. Probe techniques I will review the challenges in each of these categories and indicate where serious development efforts are needed to sustain technology scaling into the ULSI generations
© (1996) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
John R. Carruthers "Patterning ULSI circuits", Proc. SPIE 2723, Electron-Beam, X-Ray, EUV, and Ion-Beam Submicrometer Lithographies for Manufacturing VI, (27 May 1996); https://doi.org/10.1117/12.240458
Lens.org Logo
CITATIONS
Cited by 3 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Photomasks

Critical dimension metrology

Overlay metrology

Reflectivity

Photoresist processing

Excimer lasers

Optical alignment

RELATED CONTENT

Patterning ULSI Circuits
Proceedings of SPIE (June 14 1996)
High-numerical-aperture I-line stepper
Proceedings of SPIE (June 01 1990)
Patterning ULSI circuits
Proceedings of SPIE (May 21 1996)
Present status and technical issues of x-ray lithography
Proceedings of SPIE (September 01 1998)
Patterning ULSI circuits
Proceedings of SPIE (June 07 1996)

Back to Top