Paper
13 September 1996 Microstructures designed for shock robustness
Shawn J. Cunningham, David McIntyre, Judd Carper, Paul Jaramillo, William C. Tang
Author Affiliations +
Proceedings Volume 2880, Microlithography and Metrology in Micromachining II; (1996) https://doi.org/10.1117/12.250971
Event: Micromachining and Microfabrication '96, 1996, Austin, TX, United States
Abstract
This research was performed to address the issue of shock robustness in silicon microstructures. The improvements were incorporated by considering features to reduce stress concentration and by geometries that have a more uniform stress distribution. The design were evaluated by finite element models and by testing with wafer level techniques. The designs were intended to have the same fundamental frequency, inertia properties and damping properties. Six different designs were developed and distributed across 900 die on multiple 4-inch wafers. The wafers were subjected to repeated shocks at magnitudes of 130, 2008, and 3680 gs with a 0.25 msec duration. Automated optical inspection was used to interrogate each die and determine which test structures survived the shock test. Subsequent to testing, analysis of variance was used to identify the significant factors that influence the failure rate. This analysis has shown beam design, wafer orientation, acceleration level, and the interactions of beam design*wafer orientation, wafer orientation*acceleration level to be significant factors contributing to the failure rate. The designs were grouped according to mean failure rate. The `small bow tie' design had the highest failure rate and was a separate population. Its failure rate was two to four times that of other designs. The second grouping of lower failure rates included all designs to address the stress concentration. Of these designs, the `no gusset' design has the highest failure rate (twice that of other designs). The final grouping includes the gusset designs and the `medium' and `large bow tie' designs. The designs to improve stress distribution had the lowest mean failure rates of all designs.
© (1996) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Shawn J. Cunningham, David McIntyre, Judd Carper, Paul Jaramillo, and William C. Tang "Microstructures designed for shock robustness", Proc. SPIE 2880, Microlithography and Metrology in Micromachining II, (13 September 1996); https://doi.org/10.1117/12.250971
Lens.org Logo
CITATIONS
Cited by 14 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Semiconducting wafers

Failure analysis

Silicon

Inspection

Wafer testing

Optical inspection

Etching

RELATED CONTENT

Readout Producibility For Z-Technology
Proceedings of SPIE (September 13 1989)
Fabrication end-test of the micro scanning mirror
Proceedings of SPIE (August 16 2004)
A new methodology for TSV array inspection
Proceedings of SPIE (April 20 2011)
Bad vias are the cause for electrical test yield losses...
Proceedings of SPIE (August 28 1998)

Back to Top