Paper
3 September 1998 Influence of floating gate tungsten polycide deposition technique on EEPROM electrical characteristics
Karine Ogier-Monnier, Philippe Boivin, Olivier Bonnaud
Author Affiliations +
Abstract
In CMOS technology, polycide material is often used to from the gate electrode. This bilayer composed of tungsten silicide layer and of doped polycrystalline layer, preserves a good silicon/oxide interface and has low resistivity. Different processes can be used to deposit the polycide. The first process which is conventional corresponds to a polysilicon deposition in furnace followed by a POCl3 doping technique. Then the tungsten silicide is deposited. The second process involved a single wafer reactor. It allows to deposit the in-situ doped polycrystalline layer an the WSix layer in the same equipment. The aim of this work is to study the impact of these tow processes on the electrical behavior of the EEPROM, more especially on the endurance and on data retention. After the presentation of the fabrication processes, physical and electrical characteristics of both types of devices are discussed. The conventional gate degrades more the cycling performance of the memory cell.
© (1998) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Karine Ogier-Monnier, Philippe Boivin, and Olivier Bonnaud "Influence of floating gate tungsten polycide deposition technique on EEPROM electrical characteristics", Proc. SPIE 3507, Process, Equipment, and Materials Control in Integrated Circuit Manufacturing IV, (3 September 1998); https://doi.org/10.1117/12.324339
Lens.org Logo
CITATIONS
Cited by 3 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Oxides

Tungsten

Fluorine

Semiconducting wafers

Capacitors

Diffusion

Computer programming

RELATED CONTENT

Current transport in charge injection devices
Proceedings of SPIE (February 01 1991)
Mechanism for QBD failure in poly gates
Proceedings of SPIE (September 03 1998)
Impact of silicon-type floating gate on EEPROM performance
Proceedings of SPIE (September 04 1998)

Back to Top