Paper
28 August 1998 Reliability, electrical performance, and properties of solder (63/37)-bumped flip-chip components
Petteri Palm, Aulis Tuominen, Jarmo Maeaettaenen, Liisu Uusitalo
Author Affiliations +
Abstract
Increasing numbers of the I/O's and higher frequency components together with miniaturization of electronic devices requires new, smaller, higher performance and cost effective packaging technologies. One promising solution to meet all these requirements is the flip chip interconnection method. Flip chip components offer excellent electrical and thermal performance and smallest possible package size. To achieve reliable and high performance flip chip interconnections the structure of the bump and the assembly process must both be optimized. Experimental results show that by using well known TiW/Au under bump metallurgy with extra layer of nickel a reliable and a high performance bump base structure for solder bumps can be achieved. If process parameters and materials used in the flip chip process are optimized, reliability of the flip chip interconnection can be excellent. This paper presents electrical and physical characteristics and temperature cycling reliability test results of solder bumped flip chip components using TiW/Au/Ni metallurgy.
© (1998) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Petteri Palm, Aulis Tuominen, Jarmo Maeaettaenen, and Liisu Uusitalo "Reliability, electrical performance, and properties of solder (63/37)-bumped flip-chip components", Proc. SPIE 3510, Microelectronic Manufacturing Yield, Reliability, and Failure Analysis IV, (28 August 1998); https://doi.org/10.1117/12.324369
Lens.org Logo
CITATIONS
Cited by 1 scholarly publication.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Reliability

Resistance

Manufacturing

Semiconducting wafers

Failure analysis

Silicon

Materials processing

RELATED CONTENT

Packaging of MEMS devices
Proceedings of SPIE (September 15 1995)
A silicon wafer packaging solution for HB-LEDs
Proceedings of SPIE (September 26 2007)
Low-cost wafer level packaging process
Proceedings of SPIE (October 23 2000)

Back to Top