ISO/OSI compliant network-on-chip implementation for CNN applications

Suleyman Malki; Andreas Hansson; Lambert Spaanenburg; Benny Akesson

doi:10.1117/12.608534

29 June 2005 ISO/OSI compliant network-on-chip implementation for CNN applications

Suleyman Malki, Andreas Hansson, Lambert Spaanenburg, Benny Akesson

Proceedings Volume 5839, Bioengineered and Bioinspired Systems II; (2005) https://doi.org/10.1117/12.608534
Event: Microtechnologies for the New Millennium 2005, 2005, Sevilla, Spain

Abstract

The paper investigates the potential for a packet switching network for real-time image processing by a Cellular Neural Network (CNN) implemented on a Field-Programmable Gate-Array (FPGA). The implementation of a CNN requires several parameter restrictions with respect to the universal concept. For instance, the number representation and the cloning template are often confined to respectively 8 bits and a neighborhood of 1. It has been shown that optimal (i.e. minimal level) CNN architectures as derived from a morphological specification of the desired operation lead to arbitrarily large templates. A subsequent transformation step can turn this into a sequence of smaller templates for a specified hardware platform. The existence of a generic platform that can already handle the universal CNN architecture for prototyping and verification eliminates this need for technology-driven performance degradation. The proposed packet switcher consists of a physical layer where the CNN nodal function is performed, a data-link layer where the nodal data are maintained, a network layer with the packet receiver and sender and the actual switch as element of the transport layer. This ISO/OSI compliant level-wise structure monitors the network parameters and autonomously adjusts for the size of the neighborhood. It separates the broadcast of the network variables from the actual computation, allowing each to be executed at its own speed. The concept is tested on a re-design of the ILVA architecture and has been shown to handle arbitrary neighborhoods and precision at a comparable size and speed (1 node per BlockRAM / multiplier module @220 MHz clock).

Citation Download Citation

Suleyman Malki, Andreas Hansson, Lambert Spaanenburg, and Benny Akesson "ISO/OSI compliant network-on-chip implementation for CNN applications", Proc. SPIE 5839, Bioengineered and Bioinspired Systems II, (29 June 2005); https://doi.org/10.1117/12.608534

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $17.00

Non-members: $21.00 ADD TO CART

PROCEEDINGS
12 PAGES

DOWNLOAD PAPER SAVE TO MY LIBRARY

GET CITATION

RIGHTS & PERMISSIONS

Get copyright permission Get copyright permission on Copyright Marketplace

KEYWORDS

Switches

Receivers

Field programmable gate arrays

Image processing

Logic

Packet switching

Neural networks

Show All Keywords

Keywords/Phrases

Search In:

Publication Years