Paper
23 October 2015 Accurate mask model implementation in OPC model for 14nm nodes and beyond
Author Affiliations +
Abstract
In a previous work [1] we demonstrated that current OPC model assuming the mask pattern to be analogous to the designed data is no longer valid. Indeed as depicted in figure 1, an extreme case of line-end shortening shows a gap up to 10 nm difference (at mask level). For that reason an accurate mask model, for a 14nm logic gate level has been calibrated. A model with a total RMS of 1.38nm at mask level was obtained. 2D structures such as line-end shortening and corner rounding were well predicted using SEM pictures overlaid with simulated contours. The first part of this paper is dedicated to the implementation of our improved model in current flow. The improved model consists of a mask model capturing mask process and writing effects and a standard optical and resist model addressing the litho exposure and development effects at wafer level. The second part will focus on results from the comparison of the two models, the new and the regular, as depicted in figure 2.
© (2015) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Nacer Zine El Abidine, Frank Sundermann, Emek Yesilada, Vincent Farys, Frederic Huguennet, Ana-Maria Armeanu, Ingo Bork, Michael Chomat, Peter Buck, and Isabelle Schanen "Accurate mask model implementation in OPC model for 14nm nodes and beyond", Proc. SPIE 9635, Photomask Technology 2015, 96350W (23 October 2015); https://doi.org/10.1117/12.2203267
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Photomasks

Calibration

Critical dimension metrology

Semiconducting wafers

Optical proximity correction

Wafer-level optics

Process modeling

Back to Top