1 March 2001 Reduction of residual stress in extreme ultraviolet Mo/Si multilayer mirrors with post deposition thermal treatments
Author Affiliations +
The as-deposited stress of typical high-reflectance extreme ultraviolet (EUV) Mo/Si multilayer mirrors is measured to be approximately ?410±10 MPa (compressive). These multilayers are deposited with dc magnetron sputtering and have near-normal incidence (5 deg) reflectances of 67.2±0.1% around 13.2 nm. The effect of both slow and rapid thermal treatments on multilayer stress and reflectance is measured. For both approaches, the stress of these multilayers is reduced quasi-linearly with the annealing temperature. Using the slow thermal anneal approach, it is possible to reduce the stress from ?410 MPa to zero by heating the sample to ~275°C with a corresponding reflectance loss of ~3.5% (absolute). If preserving the reflectance is critical, we show that heating the sample to ~220°C reduces the stress by 85% from ?407 to -63 MPa with a reflectance loss of only ~1.5% (absolute). It therefore appears possible to ‘‘tune’’ the stress of EUV Mo/Si multilayer mirrors with this postdeposition annealing technique and predict the loss in reflectance for any given desired final stress. Moreover, it seems that the relationship between the reflectance loss and the stress change does not depend on the type of thermal treatment, i.e., it is the same for both the slow and rapid thermal annealing techniques.
©(2001) Society of Photo-Optical Instrumentation Engineers (SPIE)
Claude Montcalm "Reduction of residual stress in extreme ultraviolet Mo/Si multilayer mirrors with post deposition thermal treatments," Optical Engineering 40(3), (1 March 2001). https://doi.org/10.1117/1.1346584
Published: 1 March 2001
Lens.org Logo
CITATIONS
Cited by 19 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Reflectivity

Multilayers

Annealing

Extreme ultraviolet

Semiconducting wafers

Mirrors

Silicon

Back to Top