Ms. Suhasini Rao Profile

Suhasini Rao

SPIE Involvement:

Author

Publications (2)

This will count as one of your downloads.

You will have access to both the presentation and article (if available).

DOWNLOAD NOW

This content is available for download via your institution's subscription. To access this item, please sign in to your personal account.

Email or Username Forgot your username?

Password Forgot your password?

Show

Keep me signed in

No SPIE account? Create an account

Proceedings Article | 9 April 2007 Paper

FPGA wavelet processor design using language for instruction-set architectures (LISA)

Uwe Meyer-Bäse, Alonzo Vera, Suhasini Rao, Karl Lenk, Marios Pattichis

Proceedings Volume 6576, 65760U (2007) https://doi.org/10.1117/12.719020

KEYWORDS: Nanoimprint lithography, Digital signal processing, Field programmable gate arrays, Signal processing, Discrete wavelet transforms, Clocks, Lithium, Wavelets, Computer architecture, Indium nitride

Read Abstract +

The design of an microprocessor is a long, tedious, and error-prone task consisting of typically three design phases: architecture exploration, software design (assembler, linker, loader, profiler), architecture implementation (RTL generation for FPGA or cell-based ASIC) and verification. The Language for instruction-set architectures (LISA) allows to model a microprocessor not only from instruction-set but also from architecture description including pipelining behavior that allows a design and development tool consistency over all levels of the design. To explore the capability of the LISA processor design platform a.k.a. CoWare Processor Designer we present in this paper three microprocessor designs that implement a 8/8 wavelet transform processor that is typically used in today's FBI fingerprint compression scheme. We have designed a 3 stage pipelined 16 bit RISC processor (NanoBlaze). Although RISC &mgr;Ps are usually considered "fast" processors due to design concept like constant instruction word size, deep pipelines and many general purpose registers, it turns out that DSP operations consume essential processing time in a RISC processor. In a second step we have used design principles from programmable digital signal processor (PDSP) to improve the throughput of the DWT processor. A multiply-accumulate operation along with indirect addressing operation were the key to achieve higher throughput. A further improvement is possible with today's FPGA technology. Today's FPGAs offer a large number of embedded array multipliers and it is now feasible to design a "true" vector processor (TVP). A multiplication of two vectors can be done in just one clock cycle with our TVP, a complete scalar product in two clock cycles. Code profiling and Xilinx FPGA ISE synthesis results are provided that demonstrate the essential improvement that a TVP has compared with traditional RISC or PDSP designs.

Proceedings Article | 10 August 2004 Paper

Cost-effective multirate cascaded integrator comb decimator filter design on field programmable gate arrays

Suhasini Rao, Uwe Meyer-Baese

Proceedings Volume 5440, (2004) https://doi.org/10.1117/12.542322

KEYWORDS: Linear filtering, Field programmable gate arrays, Receivers, Logic, Silicon, Filtering (signal processing), Liquid crystals, Digital filtering, Optical filters, Electronic filtering

Read Abstract +

Cascaded Integrator Comb (CIC) filters are one of the most economical multirate filters widely used as decimators in digital receivers. Size/power improvements in this crucial unit of a digital receiver may essentially improve system performance including battery lifetime of the wireless portable system. Since, the only block in this filter structure that can be improved for better size/power performance is the adder, we have designed several CIC decimators using different means of arithmetic and the designs are synthesized for Altera's Field Programmable Gate Arrays (FPGAs). The arithmetic schemes used are two's complement addition, Carry Save Adder (CSA) using parallel counter logic and the Modified Carry Save Adder (MCSA) that incorporates Wallace tree structure. Each of these CIC decimators is a 16 bit I/O bit-width, 5-stage design with a rate change factor of 1000. Due to the presence of the integrators, the internal required bit-width is 66 bits. In order to maintain the same number of input and output bit-widths, two different Pruning schemes are used, pruning done at each stage of the design and pruning at the final stage alone. Results of synthesis are tabulated for the individual adder designs and the CIC designs with both the pruning schemes for all possible synthesis options. Depending on the requirements of the application, the results of the synthesis can be used to choose a CIC decimator that consumes less silicon or a design that provides better speed or a design which is most cost effective in terms of area/speed product.

My Library

You currently do not have any folders to save your paper to! Create a new folder below.

Folder Name

Folder Description

View contact details

UPDATE YOUR PROFILE

Is this your profile? Update it now.

Sign into your SPIE.org account

Don’t have a profile and want one?

Create an account on SPIE.org

Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks. You are receiving this notice because your organization may not have SPIE eBooks access.*

*Shibboleth/Open Athens users─please sign in to access your institution's subscriptions.

To obtain this item, you may purchase the complete book in print or electronic format on SPIE.org.

ORGANIZATIONAL
Sign in with credentials provided by your organization.

Organizational Username

Organizational Password

Show/Hide Password

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members:

Non-members: ADD TO CART

Keywords/Phrases

Search In:

Publication Years