Poster + Presentation + Paper
26 May 2022 A comprehensive study of scanner alignment mark quantity and layout-dependent effect for overlay performance optimization
Author Affiliations +
Conference Poster
Abstract
In recent years, advances in semiconductor technologies have resulted in the continuous shrinkage of the process window required to fabricate a device, and specifically, the shrinkage of the overall overlay budget of the critical layers. Among other variables, a key contributor of wafer-to-wafer overlay variations is scanner alignment strategy. In high-volume manufacturing (HVM), the reduction in alignment mark count can lead to productivity improvement, however, that tradeoff impacts the scanner alignment layout and overlay model performance. In this paper, we present a comprehensive investigation of an in-line production experiment and simulation results to evaluate overlay performance by cooptimization of scanner alignment mark count, layout for High Order Wafer Alignment (HOWA) model.
Conference Presentation
© (2022) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Chieh-Chen Chiu, Feng Tian, Wei Feng, Mingqi Gao, Andy Lan, Shengyuan Zhong, Chao-jen Tsou, Ningqi Zhu, Jin Zhu, Jincheng Pei, and Kevin Huang "A comprehensive study of scanner alignment mark quantity and layout-dependent effect for overlay performance optimization", Proc. SPIE 12053, Metrology, Inspection, and Process Control XXXVI, 1205319 (26 May 2022); https://doi.org/10.1117/12.2614375
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Optical alignment

Semiconducting wafers

Scanners

Overlay metrology

Computer simulations

Optimization (mathematics)

Data modeling

Back to Top