Paper
27 August 1997 Sheet resistance requirements for the source/drain regions of 0.11-μm gate length CMOS technology
Manoj Mehrotra, Amitava Chatterjee, Ih-Chin Chen
Author Affiliations +
Abstract
MOSFETs with partially contacted source/drain regions are often used in ASIC designs in order to improve the layout density of the gate arrays. Such contacting scheme adds resistance to current flow which reduces transistor current and hence degrades device performance. This paper presents the effect of source/drain region sheet resistance on the performance figure of merit (FOM) for partially contacted deep submicron CMOS transistors. These partially contacted transistors are modeled as distributed network of MOSFETs and resistances in order to study the impact of source/drain region resistance on drive currents. It is found that the source/drain sheet resistance plays a significant role in determining the FOM of these transistors. For example, our modeling shows that for 0.11 micrometer technology, a source/drain region sheet resistance of only 7 Ohms/sq. results in 1% degradation in performance FOM for diagonally contacted transistors with W/L of 20 and Ws of 0.27 micrometer.
© (1997) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Manoj Mehrotra, Amitava Chatterjee, and Ih-Chin Chen "Sheet resistance requirements for the source/drain regions of 0.11-μm gate length CMOS technology", Proc. SPIE 3212, Microelectronic Device Technology, (27 August 1997); https://doi.org/10.1117/12.284588
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Resistance

Transistors

Field effect transistors

CMOS technology

Performance modeling

Data modeling

Diffusion

Back to Top