Paper
28 August 1998 Shorter failure analysis using a new application of IDDQ for defect localization in ICs
Romain Desplats, Bertrand Fougnie, Philippe Perdu, Jamel Benbrik, Francois Marc, Yves Danto
Author Affiliations +
Abstract
Recent progress with IDDQ testing has demonstrated the ability to identify a majority of defects in logic ICs. IDDQ testing has also been integrated in fault simulators embedded with automatic test pattern generation algorithms to further extend defect coverage. However, this progress has not eliminated the complex task of defect localization on the silicon level of ICs. Duration and accuracy of localization have a direct impact on the cost of failure analysis. Faster, better localization means shorter failure analysis and turn around time which in turn impacts the yield and reliability of IC production lines. To respond to this challenge, a new application of IDDQ tests has been developed to accelerate the localization task and to directly impact IC production yields and reliability. In this paper, we will present a novel voltage contrast method for high speed defect localization. Using the same test pattern as that used to identify a faulty circuit, the equipotential line of the failure can be located using only a failed circuit. Comparing the equipotential line with the fault simulator output, the site of the simulated defect corresponding to the physical failure can be extracted, and local deprocessing with a FIB can be used on the failed circuit to physically reveal the defect with an improved turn around time.
© (1998) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Romain Desplats, Bertrand Fougnie, Philippe Perdu, Jamel Benbrik, Francois Marc, and Yves Danto "Shorter failure analysis using a new application of IDDQ for defect localization in ICs", Proc. SPIE 3510, Microelectronic Manufacturing Yield, Reliability, and Failure Analysis IV, (28 August 1998); https://doi.org/10.1117/12.324368
Lens.org Logo
CITATIONS
Cited by 1 patent.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Failure analysis

Device simulation

Reliability

Computer simulations

Logic

Silicon

RELATED CONTENT

TPS verification with UUT simulation
Proceedings of SPIE (October 30 2006)
Concept of a neural system for real time evaluation of...
Proceedings of SPIE (August 19 1998)
New method of best-fitting on curved surface
Proceedings of SPIE (September 22 1993)
Estimating adders for a low density parity check decoder
Proceedings of SPIE (August 25 2006)

Back to Top