Paper
24 October 2000 Low-cost speech recognition system for small vocabulary and independent speaker
Chih Chiang Teh, Ching Chuen Jong, Liter Siek
Author Affiliations +
Proceedings Volume 4228, Design, Modeling, and Simulation in Microelectronics; (2000) https://doi.org/10.1117/12.405414
Event: International Symposium on Microelectronics and Assembly, 2000, Singapore, Singapore
Abstract
In this paper an ASIC implementation of a low cost speech recognition system for small vocabulary, 15 isolated word, speaker independent is presented. The IC is a digital block that receives a 12 bit sample with a sampling rate of 11.025 kHz as its input. The IC is running at 10 MHz system clock and targeted at 0.35 micrometers CMOS process. The whole chip, which includes the speech recognition system core, RAM and ROM contains about 61000 gates. The die size is 1.5 mm by 3 mm. The current design had been coded in VHDL for hardware implementation and its functionality is identical with the Matlab simulation. The average speech recognition rate for this IC is 89 percent for 15 isolated words.
© (2000) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Chih Chiang Teh, Ching Chuen Jong, and Liter Siek "Low-cost speech recognition system for small vocabulary and independent speaker", Proc. SPIE 4228, Design, Modeling, and Simulation in Microelectronics, (24 October 2000); https://doi.org/10.1117/12.405414
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Speech recognition

Detection and tracking algorithms

Digital signal processing

MATLAB

Clocks

Databases

Feature extraction

RELATED CONTENT


Back to Top