Paper
6 December 2004 A complementary lithographic simulation method for improved yields following full-chip DRC
Author Affiliations +
Abstract
In this paper the impact of photolithography simulations on the workflow for accomplishing Full Chip DRC verification was investigated. The potential for simulation to reliably replace trial and error was determined. Initially simulations were done for a poly-Si layer, using KLA’s PROLITH v8 tool, to predict printability of Full Chip DRC. The simulation results were then compared to actual printed features. Photo resist parameter calibration was determined to have significant impact on the accuracy of printed feature predictions. The benefits of using simulations in the DRC verification workflow was determined in terms of cycle time and mask set cost reductions.
© (2004) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Peter Nikolsky, Rama Tweg, and Mike Pochkowski "A complementary lithographic simulation method for improved yields following full-chip DRC", Proc. SPIE 5567, 24th Annual BACUS Symposium on Photomask Technology, (6 December 2004); https://doi.org/10.1117/12.593125
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Photomasks

Manufacturing

Calibration

Optical proximity correction

Lithography

Artificial intelligence

Yield improvement

RELATED CONTENT

DFM for manufacturers and designers
Proceedings of SPIE (November 04 2005)
Model-based retarget for 45nm node and beyond
Proceedings of SPIE (March 16 2009)
Designing to win in sub-90nm mask production
Proceedings of SPIE (November 07 2005)
DfM, the teenage years
Proceedings of SPIE (March 19 2008)
SOFT: smooth OPC fixing technique for ECO process
Proceedings of SPIE (March 21 2007)

Back to Top