Paper
29 March 2013 Pioneering an on-the-fly simulation technique for the detection of layout-dependent effects during IC design phase
Author Affiliations +
Abstract
As semiconductor manufacturing migrates to more advanced technology nodes, the performance improvement anticipated from scaling has failed to match expectations. This failure is due to the emergence of layout-dependent effects (LDEs) not encountered in the design flow prior 65nm process node. We propose a novel methodology that allows the early detection of LDEs during schematic creation. Different from all previous works, this methodology accurately calculates LDEs by interfacing interactively with a simulator tool. Our research indicates that no previous works suggested the use of “on-the-fly” simulation, using Eldo Interactive, to study LDEs. In fact, the use of Calibre tools [2] has been suggested to help the designer check certain basic electrical constraints (like matching) under the existence of LDEs, by specifying the matching condition as a comment added to the original Pyxis schematic netlist. [1] These comments are then transformed into verification rules that are added and checked by Calibre. The proposed flow is tested on a 40nm OTA design, with results not only as accurate as those previously obtained from post-layout analysis, but also equal to or better speed of execution, demonstrating the practicality of using “on-the-fly” simulation to detect and resolve LDEs early in the design flow.
© (2013) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Amr M. S. Tossen, Ahmed Ramadan, and Rami Fathy Salem "Pioneering an on-the-fly simulation technique for the detection of layout-dependent effects during IC design phase", Proc. SPIE 8684, Design for Manufacturability through Design-Process Integration VII, 86840B (29 March 2013); https://doi.org/10.1117/12.2009242
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Device simulation

Molybdenum

Transistors

Field effect transistors

Manufacturing

Semiconductor manufacturing

Visualization

RELATED CONTENT

Modern high power semiconductor devices
Proceedings of SPIE (July 25 2013)
Integration via 3rd dimension: 3D power scaling
Proceedings of SPIE (October 03 2018)
Yield: it's now an entitlement
Proceedings of SPIE (September 14 1994)

Back to Top