Paper
16 April 2014 A reconfigurable ASIP for high-throughput and flexible FFT processing in SDR environment
Ting Chen, Hengzhu Liu, Botao Zhang
Author Affiliations +
Proceedings Volume 9159, Sixth International Conference on Digital Image Processing (ICDIP 2014); 91590M (2014) https://doi.org/10.1117/12.2064164
Event: Sixth International Conference on Digital Image Processing, 2014, Athens, Greece
Abstract
This paper presents a high-throughput and reconfigurable processor for fast Fourier transformation (FFT) processing based on SDR methodology. It adopts application specific instruction-set (ASIP) and single instruction multiple data (SIMD) architecture to exploit the parallelism of butterfly operations in FFT algorithm. Moreover, a novel 3-dimension multi-bank memory is proposed for parallel conflict-free accesses. The overall throughput and power-efficiency are greatly enhanced by parallel and streamline processing. A test chip supporting 64~2048-point FFT is setup for experiment. Logic synthesis reveals a maximum clock frequency of 500MHz and an area of 0.49 mm2 for the processor's logic using a low power 45-nm technology, and the dynamic power estimation is about 96.6mW. Compared with previous works, our FFT ASIP achieves a higher energy-efficiency with relative low area cost.
© (2014) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Ting Chen, Hengzhu Liu, and Botao Zhang "A reconfigurable ASIP for high-throughput and flexible FFT processing in SDR environment", Proc. SPIE 9159, Sixth International Conference on Digital Image Processing (ICDIP 2014), 91590M (16 April 2014); https://doi.org/10.1117/12.2064164
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Logic

Clocks

Digital signal processing

Signal processing

Data storage

Laser range finders

Orthogonal frequency division multiplexing

RELATED CONTENT


Back to Top