Echelle grating for silicon photonics applications: integration of electron beam lithography in the process flow and first results

Mathias Kaschel; Florian Letzkus; Jörg Butschke; Piotr Skwierawski; Marc Schneider; Marc Weber

doi:10.1117/12.2228817

13 May 2016 Echelle grating for silicon photonics applications: integration of electron beam lithography in the process flow and first results

Mathias Kaschel, Florian Letzkus, Jörg Butschke, Piotr Skwierawski, Marc Schneider, Marc Weber

Author Affiliations +

Proceedings Volume 9891, Silicon Photonics and Photonic Integrated Circuits V; 98911V (2016) https://doi.org/10.1117/12.2228817
Event: SPIE Photonics Europe, 2016, Brussels, Belgium

Abstract

We present the technology steps to integrate an Echelle grating in the process flow of silicon-organic hybrid (SOH) modulators or related active devices. The CMOS-compatible process flow on SOI substrates uses a mix of optical i-line lithography and electron beam lithography (EBL). High speed optical data communication depends on wavelength divisions multiplexing and de-multiplexing devices like Echelle gratings. The minimum feature sizes vary from device to device and reach down to 60 nm inside a modulator, while the total area of a single Echelle grating is up to several mm² of unprocessed silicon. Resist patterning using a variable shape beam electron beam pattern generator allows high resolution. An oxide hard mask is deposited, patterns are structured threefold by EBL and are later transferred to the silicon. We demonstrate a 9-channel multiplexer featuring a 2 dB on-chip loss and an adjacent channel crosstalk better than -22 dB. Additionally a 45-channel Echelle multiplexer is presented with 5 dB on chip loss and a channel crosstalk better than -12 dB. The devices cover an on-chip area of only 0.08 mm² and 0.5 mm² with a wavelength spacing of 10.5 nm and 2.0 nm, respectively.

Conference Presentation

Citation Download Citation

Mathias Kaschel, Florian Letzkus, Jörg Butschke, Piotr Skwierawski, Marc Schneider, and Marc Weber "Echelle grating for silicon photonics applications: integration of electron beam lithography in the process flow and first results", Proc. SPIE 9891, Silicon Photonics and Photonic Integrated Circuits V, 98911V (13 May 2016); https://doi.org/10.1117/12.2228817

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available