Dr. Anisha Goswami Mukherjee Profile

Dr. Anisha Goswami Mukherjee

SPIE Involvement:

Author

Publications (2)

This will count as one of your downloads.

You will have access to both the presentation and article (if available).

DOWNLOAD NOW

This content is available for download via your institution's subscription. To access this item, please sign in to your personal account.

Email or Username Forgot your username?

Password Forgot your password?

Show

Keep me signed in

No SPIE account? Create an account

Proceedings Article | 26 February 2008 Paper

MEMS post-processing of MPW dies using BSOI carrier wafers

A. Goswami Mukherjee, M. Kiziroglou, A. Holmes, E. Yeatman

Proceedings Volume 6882, 68820E (2008) https://doi.org/10.1117/12.763217

KEYWORDS: Microelectromechanical systems, Semiconducting wafers, Etching, Gold, Metals, Deep reactive ion etching, Dysprosium, Photoresist materials, Electroplating, Plating

Read Abstract +

Multi-project-wafer (MPW) services provide an economical route for prototyping of new electronic circuit designs. However, addition of MEMS functionality to MPW circuits by post-processing (also known as MEMS-last processing) is difficult and inefficient because MPW typically yields individual dies. One solution to this problem is to embed the MPW dies in a carrier wafer prior to MEMS processing. We have developed a process which allows 300 μm-thick CMOS dies to be embedded in a BSOI (bonded silicon-on-insulator) carrier prior to low-temperature processing for integration of metal MEMS. Deep reactive ion etching (DRIE) with an STS Multiplex ICP etcher is used to form cavities in the device layer of a BSOI wafer. By adjusting the passivation and etching cycles, the DRIE process has been optimized to produce near-vertical sidewalls when stopping on the buried oxide layer. The cavity sizes are closely matched to the die dimensions to ensure placement of the dies to within ±15 μm. Dies are placed in all the cavities, and then a photoresist layer is deposited by spin-coating and patterned to provide access to the required IC contact pads. The photoresist has the dual role of securing the dies and also planarizing the top surface of the carrier. After an appropriate baking cycle this layer provides a suitable base for multi-level electroplating or other low-temperature MEMS processing.

Proceedings Article | 26 February 2008 Paper

Electrodeposition of Au for self-assembling 3D microstructures

M. Kiziroglou, A. Goswami Mukherjee, R. Moseley, P. Taylor, S. Pranonsatit, A. Holmes, E. Yeatman

Proceedings Volume 6882, 68820B (2008) https://doi.org/10.1117/12.763341

KEYWORDS: Gold, Tin, Copper, Nickel, Photoresist materials, Oxygen, Fabrication, Silicon, Scanning electron microscopy, Oxidation

Read Abstract +

Rotation of structures fabricated by planar processing into out-of-plane orientations can be used to greatly increase the 3-dimensionality of microstructures. Previously this has been achieved by a self-assembly process based on surface tension in meltable hinges. An important application is in fabricating vertical inductors on silicon, to reduce the substrate coupling and thus increase quality factor and self-resonance frequency. Previous processes have used copper tracks, and Pb-Sn hinges. However, the use of Cu limits potential applications because of oxidation, since the final structure is not embedded. Moreover, a substitute hinge material is also required, as a result of legislative restrictions on Pb use. In this paper, Au is used as an alternative to Cu for the fabrication of self-assembled 3D inductors. A process has been developed to overcome photoresist deterioration problems due to the alkaline nature of Au electro-deposition solutions. Furthermore, pure Sn is used instead of Pb-Sn as the hinge material. A Ni metal layer is introduced between the Au coils and the Sn hinge to prevent inter-diffusion and formation of eutectic Au-Sn compounds. Finally a gold capping technique is proposed to protect the Sn hinge from oxidation during hinge reflow. The fabrication techniques developed here are compatible with post-processing on active CMOS circuits, and can be adopted for other MEMS applications.

My Library

You currently do not have any folders to save your paper to! Create a new folder below.

Folder Name

Folder Description

View contact details

UPDATE YOUR PROFILE

Is this your profile? Update it now.

Sign into your SPIE.org account

Don’t have a profile and want one?

Create an account on SPIE.org

Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks. You are receiving this notice because your organization may not have SPIE eBooks access.*

*Shibboleth/Open Athens users─please sign in to access your institution's subscriptions.

To obtain this item, you may purchase the complete book in print or electronic format on SPIE.org.

ORGANIZATIONAL
Sign in with credentials provided by your organization.

Organizational Username

Organizational Password

Show/Hide Password

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members:

Non-members: ADD TO CART

Keywords/Phrases

Search In:

Publication Years