Image processing coprocessor implementation for Xilinx XC6000 series FPGAs

Khaled Benkrid; K. Alotaibi; Danny Crookes; Ahmed Bouridane; Abdsamad Benkrid

doi:10.1117/12.359529

26 August 1999 Image processing coprocessor implementation for Xilinx XC6000 series FPGAs

Khaled Benkrid, K. Alotaibi, Danny Crookes, Ahmed Bouridane, Abdsamad Benkrid

Proceedings Volume 3844, Reconfigurable Technology: FPGAs for Computing and Applications; (1999) https://doi.org/10.1117/12.359529
Event: Photonics East '99, 1999, Boston, MA, United States

Abstract

This paper presents an Image Processing Coprocessor implementation for XC6000 series FPGAs. The FPGA acts as a semi-autonomous abstract coprocessor carrying out image processing operational independently. This paper outlines the main structure of the image processing coprocessor in addition to its high level programming environment. The environment provides a library of very high level, parametrized architecture descriptions which are scaleable and general.

Citation Download Citation

Khaled Benkrid, K. Alotaibi, Danny Crookes, Ahmed Bouridane, and Abdsamad Benkrid "Image processing coprocessor implementation for Xilinx XC6000 series FPGAs", Proc. SPIE 3844, Reconfigurable Technology: FPGAs for Computing and Applications, (26 August 1999); https://doi.org/10.1117/12.359529

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available